

Notification

Subject: [ISPACS 2009] notification of review result [0030].
From: ispacs2009-secretariat@splab.cs.kitami-it.ac.jp
To: khanitth@yahoo.com, kswanlop@kmitl.ac.th
Cc: ispacs2009-secretariat@splab.cs.kitami-it.ac.jp
Reply-To: ispacs2009-secretariat@splab.cs.kitami-it.ac.jp
Return-Path: ispacs2009-secretariat@splab.cs.kitami-it.ac.jp
X-Mailer: PHP 5

Paper ID : 0030
Title : A Novel Widely Linear Current-Tunable CMOS
Transconductor
Author(s) : Khanittha Kaewdang, Wanlop Surakampontorn

Dear Dr. Khanittha Kaewdang, Prof. Wanlop Surakampontorn,

Thank you for submitting the above listed manuscript for consideration in the ISPACS 2009 program. We are pleased to inform that your above-referenced manuscript has been accepted for presentation at ISPACS 2009. CONGRATULATIONS! We look forward to your participation and presentation at ISPACS 2009.

For preparing your final camera-ready manuscript, please revise your paper carefully according to the review comments attached below. If there are no comments, your paper is accepted as it is.

Also please read "Guidelines for Preparing Manuscripts" again carefully to fit your manuscript for our publishing style. (cf. download page of ISPACS 2009 website, <http://splab.cs.kitami-it.ac.jp/ispacs2009/?Download>)

Moreover, please verify the IEEE Xplore compatibility of your camera ready paper. If your file does not meet Xplorer compliance, it will NOT be published and will be removed from ISPACS 2009 Proceedings and the IEEE Xplorer system. (cf. submission page of ISPACS 2009 website, <http://splab.cs.kitami-it.ac.jp/ispacs2009/?Submission#IEEE-Compatibility>)

For the sake of publishing your paper in the Proceedings of ISPACS 2009, you are requested to do followings.

- (1) Update the paper information, such as paper title, authors and abstract, at the submission page of the user site

<https://splab.cs.kitami-it.ac.jp/ispacs2009/user>

no later than 15 October, 2009.

- (2) Upload the final PDF file of the manuscript at the submission page of the user site

<https://splab.cs.kitami-it.ac.jp/ispacs2009/user>

no later than 15 October, 2009.

- (3) Send your signed IEEE Copyright Form to ISPACS 2009 Secretariat via Fax

Fax: +81-76-234-4900

or its scanned PDF or image file to

E-mail: ispacs2009-copyright@leo.kanazawa-u.ac.jp

no later than 15 October, 2009. The IEEE Copyright Form can be downloaded via the webpage

<http://splab.cs.kitami-it.ac.jp/ispacs2009/?Download>

- (4) For each paper to be included in the symposium proceedings, AT LEAST ONE AUTHOR PER PAPER MUST REGISTER AT A NON-STUDENT RATE BY 15 October, 2009.

See <http://splab.cs.kitami-it.ac.jp/ispacs2009/?Registration>

Again Please accept our thanks for submitting your paper to the Symposium. We look forward to seeing you in Kanazawa, for an interesting and exciting Symposium.

Sincerely yours,

Hitoshi Kiya, Professor
Chair of ISPACS 2009 Technical Program Committee
ispacs2009-committee@splab.cs.kitami-it.ac.jp

Review Comments:

--- Comments from Reviewer #1 ---

Please check the directions of i_o and $-i_o$ of Fig. 1 and Fig. 4.
The performance of the power consumption and CMRR should be also indicated.

--- Comments from Reviewer #2 ---

Good simulation results are obtained.



บันทึกข้อความ

ส่วนราชการ หน่วยสนับสนุนการวิจัยและบริการ คณะวิศวกรรมศาสตร์ โทร.3319

ที่ ศธ 0529.8.1.3/ 1633

วันที่ 28 ตุลาคม 2552

เรื่อง ขออนุมัติงบประมาณสนับสนุนการนำเสนอบทความวิชาการในการประชุมวิชาการระดับนานาชาติ

เรียน คณบดี

สืบเนื่อง จากมติเวียนคณะกรรมการบริหารงานวิจัย (ERB) คณะวิศวกรรมศาสตร์ โดยได้พิจารณาการนำเสนอผลงานทางวิชาการระดับนานาชาติ ณ ประเทศ ญี่ปุ่น ของ ดร.ชนิษฐา แก้วแดง ตามความทราบแล้วนั้น

มติเวียน ของคณะกรรมการบริหารงานวิจัย จำนวน 5 ท่านจากทั้งหมด 9 ท่าน ซึ่งเกินกึ่งหนึ่งขององค์ประชุม ได้เห็นชอบในการสนับสนุนงบประมาณการนำเสนอบทความทางวิชาการระดับนานาชาติ ณ ประเทศ ญี่ปุ่น ระหว่างวันที่ 7-9 ธันวาคม 2552 ของ ดร.ชนิษฐา แก้วแดง อาจารย์สังกัดภาควิชาวิศวกรรมไฟฟ้าและอิเล็กทรอนิกส์ โดยให้การสนับสนุนงบประมาณตามค่าใช้จ่ายจริงไม่เกิน 40,000 บาท (สี่หมื่นบาทถ้วน) ทั้งนี้เป็นไปตามประกาศ คณะวิศวกรรมศาสตร์ ฉบับที่ 38/2549 เรื่อง หลักเกณฑ์การนำเสนอเผยแพร่ผลงานวิจัย/วิชาการ ระดับนานาชาติ (ฉบับที่ 2 พ.ศ. 2549) ลงวันที่ 31 กรกฎาคม 2551 โดยได้แนบเอกสารที่เกี่ยวข้องมาพร้อมนี้

จึงเรียนมาเพื่อโปรดพิจารณาอนุมัติ

1032/ ชุมมวล

(ผู้ช่วยศาสตราจารย์ เจริญ ชุมมวล)

รองคณบดีฝ่ายวิจัยและบริการวิชาการ

เรียน ดร.ชนิษฐา แก้วแดง 11/10/52

เพื่อโปรดพิจารณา
โปรดพิจารณาและพิจารณา
เสนอขอรับค่าตอบแทน

29 ต.ค. 2552

ดร.ชนิษฐา แก้วแดง
(รองศาสตราจารย์ ดร.สถาพร ชุมมวล)
คณบดีคณะวิศวกรรมศาสตร์

For the small signal of v_{in} , the transconductance gain of the fully differential transconductor can be derived by taking the derivative of (1) with respect to v_{in} yielding




Fig. 4 Complete schematic diagram of the proposed transconductor

Figure 4 shows the complete schematic circuit diagram of the proposed CMOS-based transconductor. It consists of a transconductance cell in corporation with the variable current gain cell. However, to demonstrate the design concept, a transconductor cell in the form of a source-coupled pair differential amplifier is employed as basic circuit building block. The circuit is simple and suitable for implementing in integrated circuit form.

From routine circuit analysis the output current of the proposed circuit can be expressed as

$$i_{out} = A_v \cdot i_o \quad (10)$$

From equation (5) and (9) the output current of the proposed transconductor can be expressed as

$$i_{out} = \sqrt{2KI_R} \cdot \frac{nI_X}{2I_Y} \cdot v_{in} \quad (11)$$

It can be shown that

$$G_m = \frac{n\sqrt{2KI_R}}{2I_Y} I_X = K_T I_X \quad (12)$$

where $K_T = n\sqrt{2KI_R}/2I_Y$, which can usually be kept to constant. The equation (12) clearly indicate that the transconductance gain of the proposed transconductor can be electronically and linearly tuned by the bias current I_X . Since the current $|I_X| + |i_m|$ should be limited to be less than $4I_Y$, therefore, for a wide current tunable range, the bias current I_Y should be a high constant current. It worth noting that the input dynamic and nonlinearity range is not affected by the adjustment of I_X .

III. SIMULATION RESULTS

The performance of the proposed transconductor is verified through the PSPICE simulation. All the CMOS transistor is simulated by using CMOS transistor parameters of the AMIS technology 0.5μm of MOSIS with $V_{th} = 0.67V$ and $V_{tp} = -0.91V$. For the proposed circuit in Fig. 4, by setting $n=2$ and the dimensions of all CMOS transistors are listed in Table 1. The power supply voltages are set to $V_{DD} = -V_{SS} = 1.5V$.

TABLE I
THE TRANSISTOR DIMENSIONS

MOSFETs	W(μm)	L(μm)
M ₁ -M ₁₂ , M _{1a} -M _{4a} , M _{6a} , M _{1b} -M _{4b} , M _{6b} -M _{11b}	5	0.5
M _{5a} , M _{5b}	10	0.5

Figure 5 shows the simulated transfer characteristic of the proposed transconductor. The plots of the output current i_{out} versus the input voltage v_{in} for the controlled current (I_X) in the cases of 600μA, 800μA and 1mA for I_B and I_Y were set to 100μA and 400μA, respectively. These results show that the transconductor can linearly convert the input voltage into output signal current with nonlinearity of less than 4% for the input voltage (v_{in}) in the ranges of -200mV to 200mV. The results were agreed with the prediction value from Eq. (12). For example, in the case of the DC bias current $I_X = 1mA$, $I_B = 100\mu A$, $I_Y = 400\mu A$ and $V_{in} = 0.2V$ the transconductance gain $G_m = 8.5 \times 10^{-4} A/V$, for $\mu_n C_{ox}/2 = 5.78 \times 10^{-5} A/V^2$ and $W/L = 10$.




Fig. 5 DC transfer characteristics




Fig. 6 Transconductance gain linearly tuned range

The plot of the relation between the transconductance gain G_m and the bias current I_T in the figure 6 is measured by fixing $V_{in} = 0.2V$, $I_B = 100 \mu A$ and in the case of $I_T = 200 \mu A$, $300 \mu A$ and $400 \mu A$ respectively, by varying I_T from $100nA$ to $5mA$. It shows that the transconductance gain G_m can be linearly tuned by the bias current I_T over the range of $100nA$ to $1.6mA$, where the simulated conversion errors are less than 3.7%. It can be clearly seen that the transfer characteristic demonstrated that the simulated and calculated data are in a good agreement and its transconductance gain can be linearly and electronically tuned for a wide range. Noting for the case of $I_T = 200 \mu A$, $I_T = 300 \mu A$ and $I_T = 400 \mu A$, the tunable range are limited by about $I_X \approx 8mA$, $I_X \approx 1.2mA$ and $I_X \approx 1.6mA$, respectively. This confirm the condition that the current $|I_X| + |I_m|$ should be less than $|4I_T|$. The achieved THD of the output current is less than 1.4% for an input sinusoid with $200mV$ peak value and $50MHz$ frequency. The total power consumption is $20mW$ with $\pm 1.5V$ supply voltage in typical situation. In addition, the CMRR of the proposed transconductor is depended on the differential CMOS OTA, $CMRR = 2g_{m1}R_Bg_{m3}(r_{o6}/r_{o8})$ [8]. From the simulation result, by replacing the ideal current source the CMRR is about 90dB.

In figure 7, the frequency response of the transconductor is also studied, where the -3 dB bandwidth of about 780 MHz is achieved.




Fig. 7 The frequency response of the proposed transconductor

IV. CONCLUSIONS

The circuit technique to realize an electronically and linearly tunable range CMOS transconductor with wide tunable range has been proposed. The realization scheme is suitable for implemented in a standard CMOS process. Its transconductance gain can be electrically and linearly tuned by the external DC bias current in the range of about $100nA$ to $1.6mA$, where the transconductor's nonlinearity is less than 3.7%. The simulation indicates a -3dB bandwidth of about 780MHz. Simulation results ensure our proposed technique and demonstrate the performances of the proposed circuit.

ACKNOWLEDGMENT

This work was co-funded by the Thailand Research Fund (TRF) and the Commission on Higher Education, the Ministry of Education, Thailand, under the Research Grant for New Scholar Program (Grant No.MRG5180123).

REFERENCES

- [1] E. Klumperink, Zwan and E. v.d. "CMOS variable transconductance circuit with constant bandwidth" Electronics Letters, vol. 25, 1989, pp. 675-676
- [2] S.-C. Huang, M. Ismail, "Linear tunable CMOS transconductor," Electronics Letters, vol. 29, no. 5, 1993, pp. 459-461
- [3] Z. Wang and W. Guggenbuhl "A voltage-controllable linear MOS transconductor using bias offset technique," IEEE Solid-State Circuits, vol. 25, 1990, pp. 315 - 317.
- [4] G. Wilson and P.K. Chan "Saturation-mode CMOS transconductor with enhanced tunability and Low distortion," Electronics Letters, vol. 29, 1993, pp. 459-461.
- [5] C.-C. Hung, and K. Halonen "Micropower CMOS GM-C filters for speech signal processing," IEEE International Symposium on Circuit and systems, 1997, pp. 1972-1974.
- [6] K. Kaewdang, and W. Surakamponorn, "On the realization of electronically current-tunable CMOS OTA," International Journal of Electronics and Communications, International Journal of Electronics and Communications, vol. 61, Issue 5, May 2007, pp. 300-306
- [7] W. Surakamponorn and K. Kumwachara, "CMOS-based electronically tunable current conveyor," Electronics Letters, vol. 28, no 14, 1992, pp. 1316-1317.
- [8] Kenneth R. Laker and Willy M.C. Sansen, Design of analog and integrated New York, McGraw-Hill, 1994.




Fig. 1 CMOS differential transconductor

$$\left. \frac{di_o}{dv_{in}} \right|_{v_{in}=0} = \sqrt{\mu_n C_{ox} (W/L) I_B} \quad (3)$$

therefore, the transconductance gain can be defined as

$$g_m = \sqrt{2KI_B} \quad \text{where } -\sqrt{\frac{I_B}{K}} \leq v_{in} \leq \sqrt{\frac{I_B}{K}} \quad (4)$$

where $K = \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L} \right)$ is the transconductance parameter. μ_n is

the mobility of the carrier. C_{ox} is the gate-oxide capacitance per unit area. W is the effective channel width, L is the effective channel length. Thus we can obtain the following equation for a small signal:

$$i_o = g_m v_{in} = \sqrt{2I_B K} \cdot v_{in} \quad (5)$$

Equation (4) shows that the transconductance gain (g_m) of the OTA can be varied by the bias current I_B , but in the form of a square root function. It should be noted that the transconductance gain (g_m) of the transconductor shown in figure 1 will provide low harmonic distortion if the input voltage is limited in the range of

$$-\sqrt{\frac{I_B}{K}} \leq v_{in} \leq \sqrt{\frac{I_B}{K}} \quad (6)$$

B. Variable Current Gain Cell




Fig. 2 Variable current gain cell

Let us consider the schematic diagram shown in Fig. 2, where the operation of the circuit is based on the square law characteristic of MOS transistors biased in the saturation region. Transistors M_{1a} through M_{3a} and transistors M_{1b} through M_{3b} function as the current squarer, whereas transistors M_{8b} and M_{9b} and the current source I_Y formed as the current-controlled bias circuit. The current mirrors M_{4a} - M_{5a} and M_{4b} - M_{5b} have current gain ratios equal to 1: n . The input signal current i_{in} and $-i_{in}$ are injected into point A and B respectively where the input signal are added with the DC current (I_X) that form by the current source I_X and the unity gain current mirror (M_{10b} through M_{12b}). Therefore the differential input currents that flow into point A and B are $I_X + i_{in}$ and $I_X - i_{in}$ respectively. By using the square law of MOS transistors operating in the saturation region, the current I_1 and I_2 can be given by [6]

$$I_1 = 2I_X + \frac{(I_X + i_{in})^2}{8I_Y} \quad , \quad I_2 = 2I_X + \frac{(I_X - i_{in})^2}{8I_Y}$$

and the output current of the current gain cell can be expressed as

$$i_{out} = n(I_1 - I_2) = (nI_X / 2I_Y) i_{in} \quad \text{for } |I_X| + |i_{in}| \leq 4I_Y \quad (7)$$

$$\text{or } i_{out} = (nI_X / 2I_Y) i_{in} = A_C i_{in} \quad (8)$$

where A_C is the current gain of the variable current cell and can be expressed as

$$A_C = nI_X / 2I_Y \quad (9)$$

We can see that the output current can be tuned by the DC bias current I_X and I_Y . This indicates the gain is proportional to I_X and I_Y .

C. Complete Widely Linear Current-Tunable Transconductor

The overall block diagram of the linear tunable transconductor circuit is shown in Fig. 3. It consists of the fully balanced differential transconductor cascaded with the variable current gain cell.




Fig. 3 Building block of the proposed widely linear current-tunable CMOS transconductor

ISPACS 2009



**2009 International Symposium on
Intelligent Signal Processing and
Communication Systems
(ISPACS 2009)**

**December 7-9, 2009
Kanazawa Excel Hotel
Tokyu
Kanazawa Japan**

What's New**Call for Papers****Important Due Dates****Paper Submission****Download****User Site****Registration****Committees****Venue****Kanazawa City****Accommodation**

**2009 International Symposium on
Intelligent Signal Processing and
Communication Systems (ISPACS 2009)
December 7-9, 2009
Kanazawa Excel Hotel Tokyu, Kanazawa Japan**

What's New

September 15, 2009

Review results have been sent to all authors by email. If you had submitted paper and haven't received any notification yet, please, don't hesitate to contact to ispacs2009-secretariat@splab.cs.kitami-it.ac.jp.

August 19, 2009

IEEE PDF eXpress site is now available for ISPACS 2009.

August 18, 2009

Review results will be notified on **September 15, 2009**.

July 14, 2009

IEEE Catalog Number for the Proceedings of ISPACS 2009 is available.

IEEE PDF eXpress site is available for ISPACS 2009 from Sept. 1st, 2009.

July 2, 2009

PROCEEDINGS OF ISPACS 2009 Will Be Included in IEEE Xplore and Indexed by EI.

Please Verify The IEEE Xplore Compatibility of Your Camera Ready Paper

June 30, 2009

Deadline of the paper submission is extended to July 15, 2009.

June 12, 2009

Deadline of the paper submission is extended to June 30, 2009.

February 26, 2009

User Site for paper submission opens.

Author's Kit is available at download page.

Webpage for Paper Submission opens.

Home page of ISPACS 2009 opens.

Sponsors
